Keyword Analysis & Research: pipeline adc calibration
Keyword Research: People who searched pipeline adc calibration also searched
Search Results related to pipeline adc calibration on Search Engine
-
Understanding Pipelined ADCs | Analog Devices
https://www.analog.com:443/en/resources/technical-articles/understanding-pipelined-adcs.html
WEBOct 2, 2001 · 98.00K. Author's Contact Information. Abstract. This article explains the architecture and operation of pipelined analog-to-digital converters (ADCs). It …
DA: 60 PA: 45 MOZ Rank: 63
-
Background ADC Calibration in Digital Domain - University of …
https://people.eecs.berkeley.edu:443/~bora/Conferences/2008/CICC08_Tsang.pdf
WEBA fully digital, adaptive, background calibration algorithm, capable of correcting linear as well as nonlinear residue gain errors in pipelined ADCs, has been reported. The …
DA: 4 PA: 33 MOZ Rank: 59
-
Background calibration techniques for multistage pipelined …
https://web.engr.oregonstate.edu:443/~moon/research/files/cas2_sep_03.pdf
WEBscheme, applicable to multistage (pipelined or algorithmic/cyclic) analog-to-digital converters (ADCs), corrects the linearity errors resulting from capacitor mismatches … File Size: 566KB Page Count: 8
File Size: 566KB
Page Count: 8
DA: 31 PA: 32 MOZ Rank: 21
-
Digital Background Calibration for Pipelined ADCs Based on …
https://labs.engineering.asu.edu:443/mixedsignals/wp-content/uploads/sites/58/2017/08/TCAS_II_comp_calibration_2015.pdf
WEBAbstract—This brief presents a digital background calibration technique that embraces comparator decision time to calibrate interstage gain errors and capacitor mismatches …
DA: 2 PA: 72 MOZ Rank: 37
-
Fast digital foreground gain error calibration for …
https://ietresearch.onlinelibrary.wiley.com:443/doi/10.1049/iet-cds.2018.5230
WEBFeb 18, 2019 · Here, a fast digital foreground calibration technique to calibrate the gain error in the pipelined analogue-to-digital converter … Author: Jupinder Kaur, Prince Prabhakar, Anil Singh, Alpana Agarwal Publish Year: 2019
Author: Jupinder Kaur, Prince Prabhakar, Anil Singh, Alpana Agarwal
Publish Year: 2019
DA: 74 PA: 37 MOZ Rank: 34
-
High speed pipelined ADCs: Fundamentals and variants
https://ieeexplore.ieee.org:443/document/8357107
WEBAbstract: Digital assistance can be in the form of fixing errors or dithering errors; Calibration of the IGE, DAC, IME, and kick-back errors are examples of using DSP to …
DA: 2 PA: 53 MOZ Rank: 50
-
Digital calibration of pipelined ADC using Newton–Raphson
https://link.springer.com:443/article/10.1007/s10470-020-01659-0
WEBMay 8, 2020 · A digital background calibration scheme is proposed to correct the capacitor mismatch, finite dc gain and nonlinearity of the residue amplifiers in pipelined …
DA: 84 PA: 76 MOZ Rank: 86
-
A deterministic digital calibration technique for pipelined
https://link.springer.com:443/article/10.1007/s10470-021-01961-5
WEBJan 8, 2022 · This paper proposes a novel deterministic technique to digitally calibrate 1.5-bits/stage and 1-bit/stage pipelined as well as algorithmic analog-to-digital converters …
DA: 29 PA: 13 MOZ Rank: 47
-
Pipelined ADC Digital Calibration Techniques and Tradeoffs
https://link.springer.com:443/chapter/10.1007/978-90-481-3083-2_2
WEBOct 21, 2009 · In this paper an overview of state of the art techniques to measure and correct non-idealities in a pipelined ADC is given. The paper discusses the motivations …
DA: 69 PA: 77 MOZ Rank: 2
-
Digital background calibration technique for pipelined SAR …
https://ietresearch.onlinelibrary.wiley.com:443/doi/pdf/10.1049/el.2020.0320
WEBA digital background calibration technique for pipelined successive approximation register (SAR) analogue-to-digital converters (ADCs) with detect-and-switching (DAS) algorithm …
DA: 36 PA: 92 MOZ Rank: 3
